## RECEIVED CENTRAL FAX CENTER

APPLICATION NO.: 10/666,770 ATTORNEY DOCKET NO. 10030322-1

OCT 2 6 2006

Page 2 of 13

## **AMENDMENTS TO THE CLAIMS**

The following listing of claims replaces all prior versions and listings of claims in the above-referenced application:

- A Boundary-Scan test receiver for capturing 1. (Currently amended) 1 signals during board interconnect testing, comprising: 2 a) a comparator comprising a first input to receive said signals during board 3 interconnect testing, and a second input to receive a reference voltage, and an output; 4 and 5 b) a programmable hyteresis circuit coupled to at least one of said comparator 6 inputs and the output, wherein a portion of the programmable hysteresis circuit 7 coupled to the output is configured to receive multiple input control signals responsive 8 9 to a condition on the board under test. The Boundary-Scan test receiver of claim 1, wherein the 2. (Original)
- 1 2. (Original) The Boundary-Scan test receiver of claim 1, wherein the
  2 programmable hysteresis circuit comprises a programmable hysteresis voltage
  3 generator.
- 1 3. (Original) The Boundary-Scan test receiver of claim 2, wherein the 2 programmable hysteresis voltage generator comprises a current digital-to-analog 3 converter to sink current from one of the said first and second inputs.
- 1 4. (Original) The Boundary-Scan test receiver of claim 1, wherein the 2 programmable hysteresis circuit comprises a programmable hysteresis delay circuit.
- 5. (Original) The Boundary-Scan test receiver of claim 4, wherein the programmable hysteresis circuit delay circuit comprises a digital-to-analog converter driving a plurality of variable capacitances, the capacitances being coupled at various points along a chain of buffer elements.

APPLICATION NO.: 10/666,770 ATTORNEY DOCKET NO. 10030322-1 Page 3 of 13

1 6. (Original) The Boundary-Scan test receiver of claim 4, wherein the 2 programmable hysteresis circuit delay circuit comprises a digital-to-analog converter 3 driving a chain of switchable delay elements.

- 7. (Original) The Boundary-Scan test receiver of claim 1, wherein programmable inputs of the hysteresis circuit are linked in a scan chain.
- 8. (Currently amended) A Boundary-Scan test receiver for capturing signals during board interconnect testing, comprising:
- a) a plurality of comparators, each comprising a first input to receive said signals during board interconnect testing, and a second input to receive a reference voltage and an output; and
- b) a programmable hysteresis circuit coupled to at least one input and the

  output of each comparator, wherein a portion of the programmable hysteresis circuit

  coupled to the output is configured to receive multiple input control signals responsive

  to a condition on the board under test.
- 1 9. (Original) The Boundary-Scan test receiver of claim 8, wherein the 2 programmable hysteresis circuit comprises a programmable hysteresis voltage 3 generator; the programmable hysteresis voltage generator comprising:
- a) a voltage divider, coupled between an input of each comparator;
- b) a current digital-to-analog converter driving the voltage divider; and
- c) a current mirror, coupled to a midpoint of the voltage divider to mirror a
   reference voltage at said midpoint.
- 1 10. (Original) The Boundary-Scan test receiver of claim 8, wherein the 2 programmable hysteresis circuit comprises a programmable hysteresis voltage 3 generator; the programmable hysteresis voltage generator comprising:
- a) a voltage divider, coupled between an input of each comparator,
- b) a current digital-to-analog converter driving the voltage divider; and
- 6 c) a current mirror, coupled to a midpoint of the voltage divider to mirror a
  7 common mode voltage of said signals at said midpoint.

9

1

2

APPLICATION NO.: 10/666,770 ATTORNEY DOCKET NO. 10030322-1 Page 4 of 13

l	11. (Currently amended) A Boundary-Scan test method, comprising:
2	a) determining at least one operating condition of a board under test;
3	b) in response to said determined at least one operating conditions condition,
4	programming hysteresis circuits of Boundary-Scan test receivers in the board under
5	test, wherein programming comprises the application of at least one of a data input
6	signal, a first control signal that determines an active path through the programmable
7	hysteresis circuit, a second control signal that directs operation of a data capture
8	device, and a third control signal that directs operation of an update device; and

1 12. (Original) The BoundarScan test method of claim 11, wherein 2 determining the at least one operating condition comprises determining a signaling 3 level of a component of the board under test.

c) executing a Boundary-Scan test.

- 1 13. (Original) The Boundary-Scan test method of claim 11, wherein 2 determining the at least one operating condition comprises determining a noise level 3 associated with signal paths of the board under test.
  - 14. (Original) The Boundary-Scan test method of claim 13, further comprising, prior to determining the at least one operating condition:
- a) programming hysteresis circuits of the Boundary-Scan test receivers with
   default values; and
- b) executing a Boundary-Scan test; wherein determining the noise level associated with signal paths of the board under test comprises evaluating results of the Boundary-Scan test ran with the default values.

**APPLICATION NO.: 10/666,770** ATTORNEY DOCKET NO. 10030322-1

Page 5 of 13

- 15. The Boundary-Scan test method of claim 11, further (Original) 1 comprising, prior to determining the at least one operating condition: 2
- a) programming hysteresis circuits of the Boundary-Scan test receivers with 3 default values; and
- b) executing a Boundary-Scan test; wherein determining the at least one 5 operating condition of the board under test comprises evaluating results of the 6 Boundary-Scan test ran with the default values. 7
- 16. The Boundary-Scan test method of claim 11, wherein 1 (Original) programming the hysteresis circuits comprises programming a hysteresis voltage. 2
- 17. (Original) The Boundary-Scan test method of claim 11, wherein 1 programming the hysteresis circuits comprises programming a hysteresis delay. 2
- 18. The Boundary-Scan test method of claim 11, wherein (Original) 1 the hysteresis circuits of a component of a board under test are programmed via bits 2 shifted through a scan chain. 3
- 19. 1 (Original) The Boundary-Scan test method of claim 11, wherein the hysteresis circuits of a component of a board under test are programmed in a 2 3 plurality of sets.
- 20. The Boundary-Scan test receiver of claim 1, wherein the 1 (New) programmable hysteresis circuit receives a data input signal, a first control signal that 2 determines an active path through the programmable hysteresis circuit, a second 3 control signal that directs operation of a data capture device, and a third control signal 4 5 that directs operation of an update device.